

**A 2-Dimensional mm-Scale Network-on-Textiles (kNOTs) for Wearable Computing with  
Direct Die-to-Yarn Integration of 0.6×2.15mm<sup>2</sup> SoC and bySPI Chiplets**

A Technical Report Submitted to the Department of Electrical and Computer Engineering

Presented to the Faculty of the School of Engineering and Applied Science  
University of Virginia • Charlottesville, Virginia

In Partial Fulfillment of the Requirements for the Degree  
Bachelor of Science, School of Engineering

**Braden E. Desman**

Fall 2024

Technical Project Team Members

Anjali Agrawal

Zhenghong Chen

Jinhua Wang

Akiyoshi Tanaka

Fahim Foysal

Charlie Hess

Will Farrell

Daniel Truesdell

On my honor as a University Student, I have neither given nor received unauthorized aid on this  
assignment as defined by the Honor Guidelines for Thesis-Related Assignments

Dr. Benton Calhoun, Department of Electrical and Computer Engineering

Jim Owens, Nautilus Defense LLC, Pawtucket, RI

NOTE: THIS IS A PREPRINT MANUSCRIPT OF A PAPER THAT WILL APPEAR AT THE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE IN FEBRUARY OF 2025. IT MUST NOT BE RELEASED PUBLICLY BEFOREHAND.

## **A 2-Dimensional mm-scale Network-on-Textiles (kNOTs) for Wearable Computing with Direct Die-to-Yarn Integration of 0.6mm x 2.15mm SoC and bySPI Chiplets**

This paper proposes a scalable, 2-dimensional Network-on-Textiles (kNOT) comprised of systems-on-chip (SoCs) and “bySPI” networking chiplets that are jointly capable of supporting heterogeneous programming, multiple sensing modalities, and a distributed memory system. Emerging e-textiles must retain the flexibility and comfort of their host garment to be viable in wearable applications for healthcare, virtual reality, and sports [1]-[4]. Prior integration efforts have demonstrated textile computing by weaving flexible filament circuits [5]-[7], embroidering conductive yarns [8], and fabricating electronic fibers [9]-[10]. Still, these works suffer from a combination of bulky, rigid components, high cost, or 1-dimensionality (Fig. 1). To preserve the textile’s look and feel, SoCs for fabric integration must also be highly miniaturized, feature minimal area-hungry IO interfaces, be easily programmable, and be fully integrable. The e-textile system in [11] integrated a health sensing chip onto a planar fashionable circuit board, yet the board (25mm x 25mm) is 40x larger than the chip itself. The System-in-Fiber from [12] is fully autonomous but has many IO pads, is limited to 1D networks, and requires an interposer (4.7mm x 3.7mm) that is 3.8x larger than the die. Most recently, a battery-less e-textile system in [13] integrates cm-scale harvesting tiles and an inductor onto a shirt, but it lacks an integrated SoC. Many wearable applications also demand substantial on-garment storage, yet large memories are unsuited for comfortable textile integration due to their sizable footprint. Our proposed kNOT solution addresses this by replacing monolithic memory units with a distributed set of smaller memories. However, networking these chiplets via existing bus standards incurs significant area and power penalties [14]. Existing Body Area Networks highlight the potential of multi-chip solutions, but they lack seamless textile integration [15-17]. Hence, to truly realize a fabric computing system, we propose a board-and interposer-free 2D kNOT built with the direct-die attachment of two miniaturized chiplets: 1) an SoC with an array of reconfigurable pads, fault-tolerant global bootup, SoC-to-SoC clock synchronization, and dynamic network configuration; and 2) a bySPI chiplet which is a COTS-compatible, reduced-wire enhancement of the bypass-

SPI (bySPI) protocol [14] capable of connecting to any number of receivers (RXs) using three wires. The chiplets are directly interconnected to braided composite yarns, which are comprised of para-aramid structural yarns and insulated 25 $\mu$ m-diameter conductors [26]. For each pad, a yarn is embroidered into a cotton substrate and its insulation is selectively ablated using a laser. Solder paste is deposited, the chiplet is placed to align its pads with the yarns, and the solder is reflowed. The interconnections are then encapsulated to provide mechanical and environmental protection. This textile-chiplet interconnection approach is compatible with automated high-throughput 2.5D electronics manufacturing methods, enabling the production of textile-integrated systems at scale (Fig. 1).

Fig. 2 shows a system diagram of the proposed kNOT, where SoCs are linked with other SoCs, sensors, and memories via bySPI chiplets in a 2D tree-like network that can be distributed across a garment. To provide a scalable and distributed approach towards wearable computing, our kNOT system utilizes a miniaturized SoC with a Cortex M0+ core and 32kB SRAM (Fig. 2), optimized for kNOTs using: 1) a linear array of reconfigurable pads spaced at a pitch of 180 $\mu$ m (Fig.7), which dominate the chiplet size. To meet IO requirements despite the limited area for pads, the pads are internally muxed to different signals at runtime. 2) a custom bySPI-compatible receiver (RX) that enables SoCs to boot up globally from the upstream network, reducing the number of off-chip components (i.e., NVMs) required in the network compared to previous SoCs [18]-[22]. Using this feature, different SoCs can be programmed with either the same or different programs via bySPI protocol. 3) an on-chip clock architecture with tunable fast and slow clock sources that can be synchronized across SoCs using a high-precision clock synchronization algorithm. The bySPI architecture (Fig. 2) supports kNOT routing with: 1) A one-to-many 3-wire SPI protocol that allows the transmitter(TX) to bypass signals to the intended RX, 2) A group access feature that allows for simultaneous access to multiple chiplets within a downstream group, 3) A Chip Select (CS)-free soft reset to address the lack of a conventional CS signal and a timeout state to address dropped clock edges (Fig.2, bottom left), 4) a CS generator to interface with COTS modules using 4-wire SPI. Both chiplets communicate at 1.8V, with

the digital core running at 1.1V generated by a fully-on-chip low-dropout regulator (LDO) (Fig. 3) comprising a PMOS pass transistor, 300mV  $V_{ref}$ , and a 1:4 feedback network of 4 pseudo resistors to save area. An RC circuit is added for stability compensation, and the on-chip output capacitor is a well-biased MOS [23] +MOM+MIM design to achieve a high capacitor density of 9.95fF/ $\mu\text{m}^2$ (simulated value) over existing designs [24].

In our kNOT system, both chiplets can interface with COTS sensor and memory nodes by reconfiguring their pads to use 4-wire SPI. The upstream network can be any preprogrammed SoC or TX capable of sending SPI signals and setting up the network. Fig. 3 explains the tailored algorithms we developed for this kNOT system. We propose a global bootup process based on asynchronous handshaking between upstream chiplets and SoCs, where the TX reads back and validates the written program to correct any data corruption in the yarns. The handshake and timeout features collectively ensure that the SoCs in a kNOT are programmed reliably. We introduce a clock and timestamp synchronization protocol [25], depicted in Fig. 3 (right), that surpasses traditional schemes requiring a crystal oscillator (XO) for each chip in a network. Timestamps are appended to data packets before storage to ensure seamless reconstruction during read-out. Addressing the impracticality of using XOs for each SoC, this approach employs a periodic reference timestamp sent by the upstream network. Downstream SoCs compare this reference to a locally generated value from a timer peripheral, enabling precise tuning of on-chip clocks based on the difference in timestamp values. The custom bySPI chiplet uses a SPI-like protocol with 8-bit commands to identify the access target in the downstream network and reduce pad count vs. conventional SPI. By sending bypass instructions to set the output direction of the bySPI chiplet, the TX can build a channel in the kNOT system to communicate with the target. The Function and Direction Controller block (Fig. 2) decides whether to enter the "selected" or "unselected" state based on instructions received from the TX. To enter the "unselected" state, bySPI must receive a bypass command, after which it transmits signals to the downstream chip. To enter the "selected" state from the "unselected" state, bySPI must receive a reset path command followed by an access

command, enabling it to respond to future read and write commands. The soft-reset instruction resets the bySPI state machine upon receiving at least fifty 1's followed by a 0, allowing communication to be recovered following a partial signal loss.

The SoC and bySPI chiplets are fabricated in 65nm CMOS. Fig. 4(top) shows a demo kNOT system of SoCs (S1-S3) and bySPI chiplets (b1-b3), with a COTS sensor (BME280) and memory (MX25U12843G). Once S1 is programmed, it sets up the bySPI link b1-b2 and performs read and write operations with the sensor and memory. The measured waveform in Fig. 4 shows the b1-b3 bySPI tree being configured to bypass signals in the desired direction and transmit to multiple leaf nodes. While programming S1, we intentionally send some corrupted data packets to validate the fault-tolerant bootup algorithm. The read and write operation with COTS components is achieved using the protocol conversion feature of b2, and Fig. 4 (bottom right) shows in-textile measured waveforms. Fig. 5 shows the measured electrical performance of the LDO and measured waveforms for example operations from the bySPI protocol. At a frequency of 10 MHz, the SoC consumes 3.3318 mW while the bySPI chip consumes 1.9296 mW. The LDO consumes a quiescent current of 9.8  $\mu$ A, and its output voltage is 1.125 V when the load current is 0 A. The LDO has a voltage variation ( $\Delta V$ ) of 98 mV when the load current ( $\Delta I$ ) changes by 10 mA in 40  $\mu$ s.

Fig.6 compares the proposed kNOT solution with state-of-the-art textile integrated systems and SoCs. The kNOT system excels in textile integration while offering capabilities for processing, networking, and data collection using the bySPI and SoC chiplets. Fig 7. shows the die micrograph of the SoC and bySPI chiplets and a comparison with miniaturized SoCs. The seamless integration of yarns, chiplets, and protocols positions the kNOT as an integratable, scalable choice for creating a distributed garment-wide, 2D network of interconnected chiplets.

[Placeholder for acknowledgements]

**System Diagram for Network-on-Textiles (kNOT)**

The diagram illustrates the kNOT architecture, showing the flow of data and power between various components. The **Upstream Network** and **Downstream chips** are connected via a network of **SoC chiplet** and **bySPI chiplet**. **Sensors, Memories** are connected to the downstream chips. The **2kNOTs Features** include:

- Scalability
- Custom 3-wire bySPI protocol
- Multiple sensing modalities
- Flexible Protocol Options
- Clock Synchronization
- Global Bootup
- Direct-die attached chiplets

**System-on-a-chip (SoC) Architecture**

The SoC architecture is divided into three main blocks:

- Fast Clock (0.0048mm<sup>2</sup>)**: Includes CLK\_FAST and CLK\_SLOW.
- Slow Clock (0.0024mm<sup>2</sup>)**: Includes CLK\_SLOW.
- LDO (0.2mm<sup>2</sup>)**: Includes V<sub>DD</sub> and V<sub>DD</sub>(1.1V).

The **Core (0.6mm<sup>2</sup>)** includes:

- Cortex M0+
- 32kB SRAM
- BootROM
- DMA
- CoreMMR
- Timer x2
- 3-wire SPI Rx
- SPI Tx x2
- AHB GPIO

The **IO Crossbar** and **IO\_Sel** are also shown.

**bySPI Architecture**

The bySPI architecture includes:

- 1.8V VSS** and **1.8V VDD** power rails.
- LDO** and **Osc** blocks.
- PoR** (Power-On Reset) and **TimeOut** blocks.
- Function & Direction Controller**.
- RESETN** signal.
- CS Gen** (Chip Select Generator).
- SEL<sub>CS</sub>** and **SEL<sub>DATA</sub>** signals.
- SCLK<sub>UP</sub>**, **MISO<sub>UP</sub>**, and **MISO<sub>DN</sub>** signals.
- PAD Behavior Controller**.

**bySPI Reset**

The bySPI Reset section shows the timing of the **SCLK<sub>DN</sub>** and **MISO<sub>DN</sub>** signals. It includes a **State In Progress** and **Idle** state, and a **Soft Reset Occurred** event. The **TimeOut Happened** event is also shown.

**COTS Compatibility**

The COTS Compatibility section shows the timing of the **SCLK<sub>UP</sub>** and **MISO<sub>UP</sub>** signals. It includes a **State In Progress** and **Idle** state, and a **State resets** event. The **SCLK<sub>UP</sub> used as CS** signal is also shown.

**bySPI Protocol**

CMD\_IN: 12, 03, 04  
CMD\_OUT: 07  
CMD\_01: 05, 07  
CMD\_00: 01  
CMD\_0F: 01  
CMD\_FF: 01

Mark "Selected"  
Mark "Unselected"  
Receive Address  
Send Data  
Receive Address  
Update Register  
Reset State  
Finish Reset

Bit "1"

**Asynchronous Handshake based Global Bootup Algorithm**

Start  
Setup bySPI Link  
Write Program in SoC SRAM  
Check if SoC is ready  
Wait until SoC is ready  
Write 32-bytes data packet  
Write previous packet again  
Read data back  
Correct?  
Execute Program  
Load program in downstream SoCs

*Dedicated logic to ensure reliable bootup of firmware*

**Clock and Timestamp Synchronization**

Upstream Reference  
SoC  
PTP Protocol [25]  
T1 - Synchronize  
T2 - Start Value  
T3 - Offset by 5 units  
T4 - Request Delay  
SoC starts synchronizing downstream SoCs

\*Assuming one unit propagation delay  
T1: Reference count  
T2: SoC count when it received sync message  
T3: SoC count when it sent delay request  
T4: Reference count when it receives delay req

**Fully-Integrated LDO**

VIN = 1.4 - 3.3 V  
VOUT = 1.2 V  
4-V Voltage Reference  
14 Feedback Network  
Low-Temp. Start-up Circuit  
400 pF

**High Density Cap.**

Bottom  
Top  
NW  
NW  
Deep NW  
Psub  
C0  
C1  
C2  
C3  
C4  
C5  
C6  
C7  
C8  
C9  
C10  
C11  
C12  
C13  
C14  
C15  
C16  
C17  
C18  
C19  
C20  
C21  
C22  
C23  
C24  
C25  
C26  
C27  
C28  
C29  
C30  
C31  
C32  
C33  
C34  
C35  
C36  
C37  
C38  
C39  
C40  
C41  
C42  
C43  
C44  
C45  
C46  
C47  
C48  
C49  
C50  
C51  
C52  
C53  
C54  
C55  
C56  
C57  
C58  
C59  
C60  
C61  
C62  
C63  
C64  
C65  
C66  
C67  
C68  
C69  
C70  
C71  
C72  
C73  
C74  
C75  
C76  
C77  
C78  
C79  
C80  
C81  
C82  
C83  
C84  
C85  
C86  
C87  
C88  
C89  
C90  
C91  
C92  
C93  
C94  
C95  
C96  
C97  
C98  
C99  
C100

		This Work	ISSCC'23 [12]	VLSI'24 [13]	ISSCC'08 [11]	Advanced Materials'19 [6]	NATURE'21 [9]	NATURE'20 [5]
Application	Network on Textiles	Systems-in-Fiber	E-textile Walking Step Counting System	Wearable Monitoring System	Wearable E-textiles	Fabric based ML Interface	E-TeCS for Physiological Sensing	
2D Network Scalability	Yes	No	N/A	No <sup>a</sup>	No	No	No	
Processor	Cortex M0+	RISCV	N/A	RISC SRAM	ATTiny20	STM32F401	MetaWearR module from MblentLab	
Memory per chiplet	32kB SRAM	6kB DLS SRAM	DLS Memory	2kb(Code) + 6kb(Data)	2kB Flash + 128B SRAM	512kB Flash + 96kB SRAM	256kB Flash + 16kB RAM	
Processor Integrated in Textile	Yes	Yes	No*	Yes	Yes(COTS)	No	No	
PCB/Interposer required for textile integration	No	Yes	Yes*	Yes	Yes	Yes	Yes	
Size of Processing Module(mm <sup>2</sup> )	0.6x2.15	3.15x2	1.95x2.73	3x5	1.4x1.55**	10x10	26x17**	
Size of module integrated(mm <sup>2</sup> )	0.6x2.15	4.7x3.7	20x20	25x25	1.5x2.5	0.84x0.84	6x10	
Boot-up Function	Global Boot-up	Ripple Boot-up	N/A	From external programming	From on-chip flash	From on-board flash	From on-board flash	
Clock Sync Across Network	Yes	No	N/A	No	No	No	No	
Supports Multiple Sensing Modalities in Network	Yes	No	No	No	No	Yes	Yes	
Communication	Protocol	3-wire by SPI	4-wire SPI	NFC	Both wireless and wireline	4-wire SPI	I2C	I2C
	No. of TX pins to control N RXs	3	N + 3	N/A	-	N + 3	2	2
	Constant Static Power Dissipation	Low	Low	Low	Low	Low	High <sup>#</sup>	High <sup>#</sup>

**Fig. 6: Comparison of kNOT with prior state-of-the-art textile integrated systems.**  
kNOT scales to 2D and has the smallest integratable processing modules.




Fig. 7: Testing setup for chiplet characterization using packaged dies on PCBs for rapid network testing of different SoC and bySPI configurations.




Fig. S1: Testing setup for chiplet characterization using packaged dies on PCBs for rapid network testing of different SoC and bySPI configurations.




Fig. S2: Example of in-textile integrated testing setup for measuring communication using textile-attached bySPI die.




Fig. S3: Measured waveforms for various operations using the bySPI protocol.